Menu Close

Risc-V development boards

FII-PRX100 Risc-V FPGA Board is a ready-to-use development platform designed around the Field Programmable Gate Array (FPGA) from Xilinx.

Open Source

There are many open-sourced RISC-V CPU designs, including:

  • The Berkeley CPUs. These are implemented in a unique hardware design language, Chisel, and some are named for famous train engines:
    • 64-bit Rocket. Rocket may suit compact, low-power intermediate computers such as personal devices. Named for Stephenson’s Rocket.
    • The 64-bit Berkeley Out of Order Machine (BOOM). BOOM uses much of the infrastructure created for Rocket, and may be usable for personal, supercomputer, and warehouse-scale computers.
    • Five 32-bit Sodor CPU designs from Berkeley, designed for student projects. Sodor is the fictional island of trains in childrens’ stories about Thomas the Tank Engine.
  • picorv32 by Claire Wolf, a 32-bit microcontroller unit (MCU) class RV32IMC implementation in Verilog.
  • scr1 from Syntacore,a 32-bit microcontroller unit (MCU) class RV32IMC implementation in Verilog.
  • PULPino (Riscy and Zero-Riscy) from ETH Zürich / University of Bologna. The cores in PULPino implement a simple RV32IMC ISA for micro-controllers (Zero-Riscy) or a more powerful RV32IMFC ISA with custom DSP extensions for embedded signal processing.

It was designed to cover all aspects of FPGA Development and Experiment, RISC-V SOC .

The main application areas aim at smart home, Wearable, sensor Fusion, IOT, and industrial control etc.

FII-PRX100 Risc-V FPGA Board is a ready-to-use development platform designed around the Field Programmable Gate Array (FPGA) from Xilinx.  It was designed to cover all aspects of FPGA Development and Experiment, RISC-V SOC .  The main application areas aim at smart home, Wearable, sensor Fusion, IOT, and industrial control etc.

Features:

  1. Fully supports the RV32IMFAC instruction architecture and provides a rich set of storage and interfaces, including: ITCM 64K(Instruction Tightly Coupled Memories) and DTCM 64K(Data Tightly Coupled Memories) for separate storage of instructions and data, and 2M bytes External super RAM support as well .
  2. 3-stage pipeline architecture
  3. support machine mode only
  4. From instruction fetch ,Decoder ,Execution to memory operation modules are 100% Manually developed by using pure verilog HDL, scalable and easy to be understood.
  5.  The flexible RISC-V IPCORE is suitable for customized ASIC for specific domain, Also can be used as embedded CPU with in FPGA.
  6.  Interrupt controller, supports 16 high-priority, low-latency local vectored interrupts.
  1. includes a RISC-V standard PLIC (platform-level interrupt controller ), which supports 127 global interrupts with 7 priority levels. provides the standard RISCV machine-mode timer and software interrupts via the CLINT(Core Local Interruptor)
  2. 2 UART
  3. 3 QSPI
  4. I2C
  5. 3 PWM
  6. 10M/100M/1G ethernet
  7. Watchdog
  8. 32 GPIO
  9. 4 7-seg display interface
  10. External Serial Flash
  11. Debug Interfaces: JTAG
  12. 12-Bit ADC
  13. Four data lines I2S and can support maximum of 8 audio outputs or 4 stereo channels
  14. Hardware Crypto Engine for Advanced Fast Security, Including: AES 128, CRC, Checksum etc

FII-PRX100 RISC-V development board

      1. Suitable for FPGA study and training
      2. Fully support FIE310 CPU running and system development
      3. Suitable for user customized RV32G verification and validation
      4. JTAG interface for FPGA and FIE310 CPU download and debug
      5. Support Windows software and linux development environment
      6. GCC compilation toolchain and graphical software development environment
      7. Hardware resource: Switchs, Push Button ,USB to UART convertor, QSPI flash, I2CEEPROM, 100M/1G ethernet,USB keyboard mouse,GPIO, hdmi transmitter and camera etc.

1.System Design Objective

The main purpose of this system design is to complete FPGA learning, development and experiment with Xilinx-Vivado. The main device uses the Xilinx-XC7A100T-2FGG676I and is currently the latest generation of FPGA devices from Xilinx. The main learning and development projects can be completed as follows:

      1. Basic FPGA design training
      2. Construction and training of the SOPC (Microblaze) system
      3. IC design and verification, the system provides hardware design, simulation and verification of RISC-V CPU
      4. Development and application based on RISC-V
      5. The system is specifically optimized for hardware design for RISC-V system applications.

2.System Resource

      1. Extended memory
      2. Use two Super Srams in parallel to form a 32-bit data interface with a maximum access space of 1M bytes.
      3. IS61WV25616 (2 pieces) 256K x 32bit
      4. Serial flash
      5. Spi interface serial flash (128M bytes)
      6. Serial EEPROM
      7. Gigabit Ethernet: 100/1000 Mbps
      8. USB to serial interface: USB-UART bridge

3.Human-computer Interaction Interface

      1. 8 toggle switches
      2. 8 push buttons
      3. Definition of 7 push buttons: up, down, left, right, ok, menu, return
      4. 1 for rest: Reset button
      5. 8 LEDs
      6. 6 7-segment decoders
      7. I2C bus interface
      8. UART external interface
      9. JTAG programming interfaces
      10. Integrated FPGA Jtag and Risc-V Jtag by using single USB port.
      11. Built-in RISC-V IPCore
      12. CPU software debugger, no external RISC-V JTAG emulator required
      13. 12-pin GPIO connectors, in line with PMOD interface compatible.

 

4  Software Development System

    1. Vivado 18.1 and later version for FPGA development, Microblaze SOPC
    2. Freedom Studio-Win_x86_64 Software development for RISC-V CPU

5.  Supporting Resources

    1. RISC-V　 JTAG Debugger
    2. Xilinx Altera JTAG Download Debugger
    3. FII-PRX100 Development Guide

What is RISC-V Foundation?

RISC-V  is a free and open ISA enabling a new era of processor innovation through open standard collaboration.

The RISC- V Foundation is a non-profit entity serving members and the industry and was originally developed in the Computer Science Division of the EECS Department at the University of California, Berkeley.

Recently RISC-V and GigaDevice announced the GD32V Series, which is said to be the world’s first 32-bit general-purpose microcontroller based on the RISC-V core.

Perf-V is a FPGA demo board designed for RISC-V opensource community by PerfXLab. It integrates various peripheral chips and offers many interfaces.

  • It uses Xilinx Artix-7 FPGA, Vivado software development,and is designed for the RISC-V open source community and FPGA learning enthusiasts design development board.
  • It Integrates a variety of peripheral chips to provide a rich set of peripheral interfaces, including PMOD, Arduino, JTAG, UART interfaces, and high-speed interfaces for expansion of HDMI, VGA, USB2.0/3.0, camera, Bluetooth, expansion boards, etc. Strong flexibility.
  • Based on Perf-V’s self-developed smart car, it can use mobile phone Bluetooth to control the movement of the car, and can realize automatic tracing and obstacle avoidance functions.

You can also choose another one with the chip XC7A100T-1FTG256C, which has more logic cells and CLBs.

What is the next board are you expecting? Please feel to let us know in the forum: New Product Ideas. We will carefully listen to and take action!
[display-posts posts_per_page=”50″]